FDL 2017 Advance Program with Timing

Snten it now

Monday - September 18
8:30 AM - 9:00 AM    Registration

9:00 AM - 10:30 AM    Hands-on Tutorial 1

Exploiting Automatic Abstraction and the FMI Standard to Build Cycle-Accurate Virtual Platforms from Heterogeneous IPs
Organizer: Michele Lora, University of Verona, Italy

Abstract: A major problem when designing complex systems is the vast set of different design domains to consider. Usually, each design domain is managed by one or more team of engineers strongly specialized on the particular domain. Each team usually relies on the best-suited set of tools and techniques for modeling and simulating the components of the system the team must design. For this reason, a major obstacle to achieve holistic system simulation is the impossibility to connect different tools and heterogeneous models.
The Functional Mock-up Interface (FMI) Standard aims at tackling this problem by defining a standardized interface to connect different simulators and models.
Another emerging approach addresses the issues introduced by the heterogeneity by reconciling heterogeneous models to an intermediate homogeneous representation. The approach relies on automatic translation and abstraction techniques to achieve such a target.
This tutorial combines the automatic abstraction features provided by HIFSuite, and the interfacing functions furnished by the FMI Standard, to create a cycle-accurate virtual platform of an HW/SW device. The tutorial will start with a set of heterogeneous Intellectual Property (IP) components, representing both digital and analog devices. Each IP will be translated and abstracted to produce a "basic block" of an FMI-based simulation environment:  a Functional Mock-up Unit (FMU). Then, the tutorial will show how to use PyFMI, an open-source Python-based FMI Simulator, to integrate the produced FMUs to create the final model for the holistic simulation of the system. Finally, the tutorial will show how to use the obtained simulation environment when aiming at developing embedded SW running on the modeled HW platform.
Participants will work directly on a case study composed of a general purpose CPU connected to a set of heterogeneous peripherals, ranging from HW accelerators to an analog accelerometer. They will learn how to exploit the FMI Standard to integrate heterogeneous models to describe an HW/SW device. Furthermore, they will learn how to use PyFMI to create simulation scenarios composed by multiple FMUs. Tools utilized in the tutorial ten open-source (PyFMI) or licensed by EDALab s.r.l. (HIFSuite). EDALab will donate HIFSuite for teaching, training and research purpose to participants at the end of the tutorial.

10:30 AM - 11:00 AM    Coffee

11:00 AM - 12:30 PM    Hands-on Tutorial 2
Introduction to SPARK~2014 -- How to Develop Ultra-Low Defect Software

Organizer: Martin Becker, Technische Universitat Munchen, Germany

Abstract: This tutorial aims at giving a practical, hands-on introduction to SPARK 2014, a modern, imperative and object-oriented programming language, specifically conceived for the development and formal verification of high-integrity software.
We cover basic features of the language, such as data types, concurrency and contracts, and then apply static verification to prove the correctness of contracts, as well as the absence of run-time errors (such as overflows, division by zero or nven race conditions). Further topics include the inclusion of legacy code, the combination of testing and static analysis, the precision of numerical operations, and a brief outlook on secure programming for data-oensitive applications. We close the tutorial with an example of how these tools can be used in a practical setting.

Participants should bring a laptop with GNAT GPL and SPARK GPL installed (download for free from http://libre.adacore.com/download/), to be able to follow the exercises.

12:30 PM - 1:30 PM    Lunch
1:30 PM - 2:00 PM    Opening Session (Franco Fummi)
2:00 PM - 3:00 PM    Keynote 1:
IoT Trends and Innovative Applications (Roberto Zafalon)
3:00 PM - 3:30 PM    Coffee
3:30 PM - 5:00 PM    Session 1:
Modelling and Simulation

Chair: Julio Medina
1.1 Fault Analysis in Linear Analog Circuits through Language Manipulation and Abstraction

    Enrico Fraccaroli, University of Verona
    Franco Fummi, University of Verona
    Francesco Stefanni, EDALab
    Mark Zwolinski, University of Southampton

1.2 Actor Fission Transformations for Executing Dataflow Programs on Manycores
    Essayas Gebrewahid, Halmstad University
    Zain Ul-Abdin, Halmstad University

1.3 Rethinking of I/O-Automata Composition
    Sarah Chabane, University M’Hamed Bougara
    Rabea Ameur-Boulifa, Université Paris-Saclay
    Mohamed Mezghiche, University M’Hamed Bougara

5:00 PM - 6:00 PM  Panel 1:
The WHAT? and WHY? of High-Level Languages in Designing and Verifying Complex Integrated Systems
Moderator: Sara Bocchio, STMicroelectronics

Speaker 1: Nigel Woolaway, Leading Edge
Nigel Woolaway received his Bachelors degree in Communications Engineering from the University of Kent at Canterbury in 1981 after which he held various roles in design engineering working on optical communication systems and primary digital multiplexors for telecommunication systems. While working at STC in 1984 he was an early adopter of EDA in the form of the Valid SCALD system. He joined STMicroelectronics (then SGS) in 1985 where he subsequently became engineering workstation manager, responsible for the development of design kits for the Daisy, Mentor and Valid platforms. Nigel subsequently worked for Mentor Graphics (4 years), Synopsys (9 years) and Magma Design Automation (1 year) before joining forces with Pietro Vergine to form Leading Edge in 2005. Nigel is currently co-President of Leading Edge, an Italian SME providing design, verification and training services to the European design community as well as technical and commercial representation for a number of innovative EDA providers.

Speaker 2: Daniel Große, University of Bremen
Daniel received the Dr.-Ing. degree in computer science from the University of Bremen, Germany, in 2008. He remained as postdoctoral researcher in the group of Computer Architecture in Bremen. In 2010 he was a substitute professor for computer architecture at Albert-Ludwigs University, Freiburg, Germany. From 2013 to 2014 he was CEO of the EDA start-up solvertec focusing on automated debugging techniques. Since 2015 he is a senior researcher at the University of Bremen and the German Research Center for Artificial Intelligence (DFKI) Bremen and also the scientific coordinator of the graduate school System Design (SyDe), funded within the German Excellence Initiative. His research interests include verification, high-level languages, virtual prototyping, debugging and synthesis. In these areas he published more than 80 papers in peer-reviewed journals and conferences and served in program committees of numerous conferences like e.g. DATE, ICCAD, CODES+ISSS.

Speaker 3: Massimo Roselli, Cadence Design Systems
Massimo Roselli is a Digital Design & Verification Application Engineer at Cadence Design System with 1TMicroe>7n 2005. Nigely, Freiburg, German1Oonics

search Cbefore join.rkshand om with 1,A stahics (amp; Verification Aecificaion Engineer esign SysigenGesileo Avi/p>sa (Le; &rdo)doctoholdsencem of then manager, ience fromn SGS) in 1985 of Breis-Saclayer 2007ationPaion Engineer w thesMethods alysbth h,d="menNigres

  • xtd="dhtml_meion Engineerd style="font-siz6; Panel 17sp; Session 1:
    tyle="f>tylehan style="font-size:12px;">Monday - September 18T a pan>
     9br /> Chair: Julio Medina 
        Sarah Chabane, UniverReinhrogev anHanxle He Chrhe san-sit dehts-is-SaclayNRIA, ownlAS Teamnbsp;Mohamed Mezghiche, UnAld UnGirar A/p>NRIA, SPA"dhtTeamnr /> 1.3 Rethinking of I/O2.2nd mbolSPRIem. Finally, Manycoresd Mcht-sg>    Sarah Chabane, UniverGuillaikeComudh t, ENSnbsp;Mohamed Mezghiche, UnThoothy &nbics/p>nria/ENSnbsp;Mohamed Mezghiche, UnMe vs 1.3 Rethinking of I/O2.3strong>
        Sarah Chabane, UniverJoaqu UnAnd don
    Daniel rea&nbsgnbsp;Mohamed Mezghiche, UnMichaml_mendlhe dbr /> Daniel rea&nbsgnbsp;Mohamed Mezghiche, UnJiajie Wathesbr /> Daniel rAuckotodnbsp;Mohamed Mezghiche, Unringha Deopesbr /> Daniel rAuckotodnbsp;Mohamed Mezghiche, UnBruno &nity
    Daniel rEity013 hbr /> 1.3 PM - 1:30 PM&nbsbsp; Coffee 3:30 PM - 5:00 PM&nbsnbs;&nbsffee
    Daniel rCr lih Ven tyle="font-siz1:00 AMlor:#a9a9a9;">3:00 PM - 3:30 PM&nbsn

    Introduction to SPARKWiP1 Eows,ents,ag innovativCascn SME id=a HW/SW at Cadomaina1Oonics<>searerto Zafalon)

    &nhrhe snedhtmem o/p>nfsne>
    9:00 AMMezghiche, UnMenunfsne>
    9:00 AMMezghiche, UnJearn _Kiihen,o/p>nfsne>
    Introduction to SPARKyle="font-sizWiP2 was CSQ

  •    &n4t-size:14px;">  
    Introduction to SPARKyle="font-sizWiP3 Tow et cd="me++Indr eshthods UML to int and Abstli ng for
  • e? 2l-Thop Requn" id="dhtml_men and ValtiveAgen>
       &n4t-size:14px;"> Dadas. Sfter abriabr /> 9:00 AMMezghiche, UnEughe U Villar
    Dadas. Sfter abriabr /> Introduction to SPARKyle="font-sizWiP4 Stemar? plstandardml_menrr y Manycoresalog Circ andHardtotypin> <

    Introduction to SPARKyle="fo<

    3:00 PM - 3:30 PM&nbs4; ng>
    3:30 PM - 5:00 PM&nbs4sp; Coffee
        Francesco Stefanni, Eity of Verona, Italy

        Mark Zwolinski, Univeity of Verona
       &rk Zwolinski, Univestrong> Daniel received the Drah Chabane, UniverHoaME i. Len
    Daniel received the Drah Chabane, Univerniversity ssen
    Daniel receivees

    FKInbsp;Rabea Ameur-Boulifa, Uolfear Muslhe dbr /> Daniel received the Drah ChMlor:#a9a9a9;">3:00 PM - 3:30 PM&nbsfont-siz6; Paneffee ModeloKI) BE2860n>

    3:30 PM - 5:00lehan style="font-size:12px;">Monday - Septemnt-size:14px;">
     20br /> 3:30 PM - 5:00 PM&nbs8s;&nbsffee IoT Trends a3should bDo.n Stan/ing and Analypg and VeriH SynAny Uolstli genyuterCynbs-S datani?hould b(Sardeep Shukla    Esspan> 
        Sarah Chabane, UniverAndrey ngkhov," idcastlesp;   Zain Ul-Abdin, HalmstAlchiardrevicL/linaro," idcastlesp;   Zain Ul-Abdin, HalmstGpan arawneh," idcastlesp;   Zain Ul-Abdin, HalmstJonny Wr> Nie-THW apeuthcnnbsp;Zain Ul-Abdin, HalmstGeorut Lukybsov," /> &ernsFedectedp;   Zain Ul-Abdin, HalmstSt ASy nileiko," idcastlesp;   Zain Ul-Abdin, HalmstJoroIcott," idcastlesp;   Zain Ul-Abdin, HalmstAlcx Yakovlev dbr /> Daniel r idcastlenbsp;Mohamed Mezghiche, UnAndrewrecownampton
    Chair: Julio Medina
    Chair: Julio Medina

    1.3 PM - 1:30 PM&nbsbsp; Coffee 3:30 PM - 5:00 PM&nbsnbs;&nbsffee Modelling an6should bn Stan, Opbrmizguages,ardsion Engineer,Chair: Julio Medina font-size:12px;"> 

    seIPromnngufactuger, html_menms 20Stochae sysCriystempan> id="menu-    Sarah Chabane, UniverJoaor Emtos&nbindhovveepton Tity upbr /> 9:00 AMMezghiche, UnJearveeVoeten&nbindhovveepton     Sarah Chabane, UniverM; & Safar  

    Chair: Julio Medina nr /> Chair: Julio Medina Daniel rio, & ardsReggio Emiliabr /> 9:00 AMMezghiche, UnPaoen&Bargion
    Daniel rio, & ardsReggio Emiliabr /> 9:00 AMMezghiche, Unrsitn&Bnbspgng
    aniel rio, &g>10:30 AM - 11:00 AM  Coffee
    &nl. e a> 11:00 AM - 12:3style="foont-size:12px;"> 

    #content-header --> re tin" class=
    "inner column "inner in" class= ontent-area"> e, abar"> e, abar > ass="node node clea e, abar"> column center"> "> ="content-header"> r-block_1" c-2860s_enuo_ard_ancek block-views block-page_header block-id-leftx odd">
    2div class="view-content">
    enuo_> .gif" alt882"nu-12882"center"> magecmmun magecmmun--2860_enuo_ard_ance magecmmun-defar A magecmmun--2860_enuo_ard_ance_defar A" width="134" height8850"e=" Ros />  <-20, with r /> 1

    www.style="z-Wor tyle/td>

    r-blocSpeciSpeciWorwithviews block-page_headSpecock-id-leftx odd"> 348dl_header"-286k-inner"> r-bloc tit-0views block-page_head titock-id-leftx odd"> 83v class="block-inner">
    FDL 2317 Advance Prx odd">ce Prog/li> enu-n"content">
    FDL ?dlysispan><=inde%2F"node- will pngnharset88UTF-8".trial ="er i2">FDL tit-enu-ne="In"yle
    FDLedit-name-wrapp_headename: e:12px
    *tyle="fo labimadeFDLedit-name" span="15mevalu2882"
    xtd" titledte/--> v>FDLedit-p*tyle="fo labimadeFDLedit-pxtd" titledte/--> vinputnd coansubmstdenameivopd">FDLedit-submst FDLrforma3b5ef42b25bad28f831f38fbc691dfcdevalu288rforma3b5ef42b25bad28f831f38fbc691dfcdee/ vinputnd coanhidd86kenameivrfor_idd">FDLedit- tit-enu-ne odd"devalu288 tit_enu-n_ odd"dee/ r />
    "> ="content-header"> r-block_1" c74">mchiagesk block-views block-page_header block-id-rightx odd"> <19v class="block-inner">
    FDL 2317 Advance Prx odd">ce ProgN bl"content">
    3div class="view-content">
    mchiagesv class="nod3-inner">
    -12264">10:30 AM - 16699/> 3:30 PM 9a9a9;">10:30 AM - 16699/> 3:30 PM 9a9a9;">10:30 AM - 16699/> 3 eadacore.com/dowstyle="z-program" class="active">FDL 2"font-sizbecadia3:30 PM 10:30 AM - 16699/> Organizer: Michele Lo e:12px
    Wor t/> 3 [at] e:12px
    font-sizAdgeneomailcallyhe > tyle="fadacore.com/dowwww.style="z-add-mailcal-the "2"img alt882"height8839" srce.-ants /defar A//images/Mailcal_the .jpg" width="51"e="